

$Q_{12}$ ,  $Q_{11}'$  and  $Q_{12}'$ , .....,  $Q_{n-2}$  and  $Q_{n-1}$ , and  $Q_{n-2}'$  and  $Q_{n-1}'$  having source areas that are commonly connected except for connection control transistors  $Q_{10}$ ,  $Q_{10}'$ ,  $Q_n$  and  $Q_n'$  adjacent to the sense amplifiers 110a and 110b. The structures of other parts are the same as those of the schematic circuit diagram shown in FIG. 2.

Please replace the paragraph beginning at page 11, lines 20 -25 with the followings:

A2  
FIG. 6 shows a diagram of the layout of the isolation area 129 shown in FIG. 5, and FIGS. 7A through 7C show cross sections taken along lines III-III, IV-IV, and V-V, respectively, of FIG. 6. Local bit lines 108a and 109a which extend in the x-direction are disposed in cell array blocks  $CAB_{12}$  and  $CAB_{13}$ . Interlayer insulating layers 110, 116, and 120, shown in FIGS. 7A through 7C, are disposed between the local bit lines 108a and 109a and global bit lines 124, 125, and 126 that extend in the x-direction.

Please replace the paragraph beginning at page 11, line 26 and ending on page 12 line, 5 with the following:

A3  
An active area 142 and gate electrodes 143a and 143b for forming select control transistors  $Q_{15}$  and  $Q_{16}$  included in the isolation area 129 of FIG. 5 are disposed between the cell array blocks  $CAB_{12}$  and  $CAB_{13}$ . The gate electrodes 143a and 143b include gate oxide layers 91, polysilicon layers 92, and refractory metal silicide layers 93, as shown in FIGS. 7A and 7B. Silicon nitride layers 94 and spacers 95 on the refractory metal silicide layers 93 are not shown in FIG. 6. The gate electrodes 143a and 143b extend in the y-direction. The local bit line 108a in the first row and the local bit line 108a in the third row are connected to global bit lines 124 and 126, respectively, via plugs 106c and 106d filling contact holes  $C_{11}$  and connectors 108b extending from the local bit lines 108a. The active area 142 between the gate electrodes 143a and 143b is connected to the global bit line 124 via plugs 106g and 118a of FIGS. 7A and 7C and the pad 122a, as shown in FIG. 7C. The active area 142 between the gate electrodes 143a and 143b is also connected to the global bit line 126 via plugs 106h and 118b along with the pad 122b, as shown in FIG. 7C. Thus, contact holes  $C_{11}$ ,  $C_{12}$ , and  $C_{13}$ , shown in FIG. 7C are filled.

Please replace the paragraph beginning at page 12, line 6-16 with the following:

A4  
A connection between the local bit line 109a in the second row disposed in the two cell array blocks  $CAB_{12}$  and  $CAB_{13}$  and the global bit line 125 is not shown in FIGS. 6 and 7A through 7C. A dummy local bit line 109b formed on dummy gate electrodes  $DG_4$  and

AG  
Concluded

DG<sub>5</sub> is connected to the global bit line 125 via dummy plugs 119a and 119b filling contact holes C<sub>12</sub> and dummy pads 123a and 123b. The spacing between the global bit line 124 disposed in the active area 142 of the isolation area 129 and the adjacent global bit line 125 is d<sub>2</sub>. Local bit line connectors 108b are disposed in the first and third rows in the isolation area, 129 and the pitch of the local bit line connector 108b is twice the pitch of the global bit line. Thus, in this case, the margin of a process for forming the contact holes C<sub>12</sub> and C<sub>13</sub> is increased compare to the case where the pitch of the local bit line connectors 108b is equal to the pitch of the global bit lines 124, 125, and 126.

Please replace the paragraph beginning at page 12, line 17, and ending on page 13 line, 5 with the following:

AG

With reference to FIGS. 7A through 7C, isolation layers 102 for isolating the cell array block CAB<sub>12</sub> and the cell array block CAB<sub>13</sub> from the isolation area 129 are formed on a semiconductor substrate 100. The cell array blocks CAB<sub>12</sub> and CAB<sub>13</sub> include gate electrode structures CG<sub>4</sub>, CG<sub>5</sub>, CG<sub>6</sub>, CG<sub>7</sub>, CG<sub>8</sub>, CG<sub>9</sub>, CG<sub>10</sub>, CG<sub>11</sub>, CG<sub>12</sub>, CG<sub>13</sub>, CG<sub>14</sub>, and CG<sub>15</sub> of cell transistors, each having gate oxide layers 91, polysilicon layers 92, refractory metal silicide layers 93, silicon nitride layers 94, and nitride spacers 95. Dummy gate electrode structures DG<sub>2</sub>, DG<sub>3</sub>, DG<sub>4</sub>, DG<sub>5</sub>, DG<sub>6</sub>, and DG<sub>7</sub> are formed on the isolation layers 102, and connection control transistors Q<sub>15</sub> and Q<sub>16</sub> are formed in the isolation area 129 of FIG. 6. Local bit lines 108a are formed on first interlayer insulating layers 104 in the cell array areas, and connectors 108b are formed as extensions of the local bit lines 108a. The local bit lines 108a are connected to the semiconductor substrate 100, more particularly, to the active areas 142 of the cell transistors via plugs 106a and 106f. The local bit line connectors 108b for connecting the local bit lines 108a to the connection control transistors Q<sub>15</sub> and Q<sub>16</sub> are connected in common to source areas of the connection control transistors Q<sub>15</sub> and Q<sub>16</sub> via plugs 106c and 106d. The connectors 108b are also connected to the dummy gate electrode structures DG<sub>2</sub> and DG<sub>3</sub>. Capacitors 114a, 114b, 115a, and 115b are formed in the cell array areas on second interlayer insulating layers 110 which cover the local bit lines 108a, 109a, and 109c. The capacitors 114a, 114b, 115a, and 115b are connected to cell transistors via plugs 112a, 112b, 113a, and 113b formed in the first and second interlayer insulating layers 104 and 110. A third interlayer insulating layer 116 covers the capacitors 114a, 114b, 115a, and 115b. Global bit lines 124, 125, and 126 are formed a fourth interlayer insulating layer 120 overlying the third interlayer insulating layer 116.